A Benes based NoC switching architecture for mixed criticality embedded systems

Kerrison, Steve, May, David, and Eder, Kerstin (2016) A Benes based NoC switching architecture for mixed criticality embedded systems. In: IEEE International Symposium on Embedded Multicore Socs (MCSoC). pp. 125-132. From: 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), 21-23 September 2016, Lyon, France.

[img] PDF (Pre-print version) - Submitted Version
Restricted to Repository staff only

View at Publisher Website: https://doi.org/10.1109/MCSoC.2016.50
 
1


Abstract

Multi-core, Mixed Criticality Embedded (MCE) real-time systems require high timing precision and predictability to guarantee there will be no interference between tasks. These guarantees are necessary in application areas such as avionics and automotive, where task interference or missed deadlines could be catastrophic, and safety requirements are strict. In modern multi-core systems, the interconnect becomes a potential point of uncertainty, introducing major challenges in proving behaviour is always within specified constraints, limiting the means of growing system performance to add more tasks, or provide more computational resources to existing tasks. We present MCENoC, a Network-on-Chip (NoC) switching architecture that provides innovations to overcome this with predictable, formally verifiable timing behaviour that is consistent across the whole NoC. We show how the fundamental properties of Benes networks benefit MCE applications and meet our architecture requirements. Using SystemVerilog Assertions (SVA), formal properties are defined that aid the refinement of the specification of the design as well as enabling the implementation to be exhaustively formally verified. We demonstrate the performance of the design in terms of size, throughput and predictability, and discuss the application level considerations needed to exploit this architecture.

Item ID: 68101
Item Type: Conference Item (Research - E1)
ISBN: 978-1-5090-3532-8
Keywords: Mixed criticality; network on chip; timing predictable; non-blocking switches; formal verification; FPGA
Copyright Information: © IEEE
Date Deposited: 02 Jul 2021 03:59
FoR Codes: 40 ENGINEERING > 4009 Electronics, sensors and digital hardware > 400908 Microelectronics @ 33%
46 INFORMATION AND COMPUTING SCIENCES > 4606 Distributed computing and systems software > 460609 Networking and communications @ 34%
46 INFORMATION AND COMPUTING SCIENCES > 4606 Distributed computing and systems software > 460602 Concurrent/parallel systems and technologies @ 33%
SEO Codes: 24 MANUFACTURING > 2404 Computer, electronic and communication equipment > 240406 Processor modules @ 50%
24 MANUFACTURING > 2404 Computer, electronic and communication equipment > 240403 Integrated circuits and devices @ 50%
Downloads: Total: 1
More Statistics

Actions (Repository Staff Only)

Item Control Page Item Control Page