Kavehei, Omid, Rahimi Azghadi, Mostafa, Navi, Keivan, and Mirbaha, Amir-Pasha (2008) Design of robust and high-performance 1-bit CMOS Full Adder for nanometer design. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI. pp. 10-15. From: ISVLSI 08: IEEE Computer Society Annual Symposium on VLSI, 7-8 April 2008, Montpelier, France.

PDF (Published Version) - Published Version Restricted to Repository staff only

Abstract

Full-adders are the core element of the complex arithmetic circuits like addition, multiplication, division and exponentiation. Regarding to this importance, new idea and investigations for constructing full-adders are required. As far as related literature is concerned, generality and ease of use, as well as voltage and transistor scaling are considerable advantages of CMOS logic design versus other design style such as CPL specially when cell-based design are targeted. This paper proposes a novel, symmetric and efficient design for a CMOS 1-bit full-adder. Besides, another fully symmetric full-adder has been presented. Results and simulations demonstrate that the proposed design leads to an efficient full-adder in terms of power consumption, delay and area in comparison to a well-known conventional full-adder design. The post-layout simulations have been done by HSPICE with nanometer scale transistors considering all parasitic capacitors and resistors.

Item ID:	45699
Item Type:	Conference Item (Research - E1)
ISBN:	978-0-7695-3291-2
Date Deposited:	03 Aug 2017 01:23
FoR Codes:	09 ENGINEERING > 0906 Electrical and Electronic Engineering > 090604 Microelectronics and Integrated Circuits @ 100%
SEO Codes:	97 EXPANDING KNOWLEDGE > 970109 Expanding Knowledge in Engineering @ 100%
Downloads:	Total: 2
	More Statistics