Two-symbol FPGA architecture for fast arithmetic encoding in JPEG 2000

Kumar, Nandini Ramesh, Xiang, Wei, and Wang, Yafeng (2012) Two-symbol FPGA architecture for fast arithmetic encoding in JPEG 2000. Journal of Signal Processing Systems, 69 (2). pp. 213-224.

[img] PDF (Published Version) - Published Version
Restricted to Repository staff only

View at Publisher Website:


JPEG 2000 is one of the most popular image compression standards offering significant performance advantages over previous image standards. High computational complexity of the JPEG 2000 algorithms makes it necessary to employ methods that overcomes the bottlenecks of the system and hence an efficient solution is imperative. One such crucial algorithms in JPEG 2000 is arithmetic coding and is completely based on bit level operations. In this paper, an efficient hardware implementation of arithmetic coding is proposed which uses efficient pipelining and parallel processing for intermediate blocks. The idea is to provide a two-symbol coding engine, which is efficient in terms of performance, memory and hardware. This architecture is implemented in Verilog hardware definition language and synthesized using Altera field programmable gate array. The only memory unit used in this design is a FIFO (first in first out) of 256 bits to store the CX-D pairs at the input, which is negligible compared to the existing arithmetic coding hardware designs. The simulation and synthesis results show that the operating frequency of the proposed architecture is greater than 100 MHz and it achieves a throughput of 212 Msymbols/sec, which is double the throughput of conventional one-symbol implementation and enables at least 50% throughput increase compared to the existing two-symbol architectures.

Item ID: 43320
Item Type: Article (Research - C1)
ISSN: 1939-8115
Keywords: JPEG 2000, arithmetic coding, MQ-Coder, FPGA, two-symbol architecture
Funders: International Science Linkages, Backing Australia's Ability, National Natural Science Foundation of China (NNSFC)
Projects and Grants: NNSFC 60811120097
Date Deposited: 24 Feb 2016 07:47
FoR Codes: 09 ENGINEERING > 0906 Electrical and Electronic Engineering > 090609 Signal Processing @ 100%
SEO Codes: 89 INFORMATION AND COMMUNICATION SERVICES > 8902 Computer Software and Services > 890205 Information Processing Services (incl. Data Entry and Capture) @ 100%
More Statistics

Actions (Repository Staff Only)

Item Control Page Item Control Page